

FORM PTO-1449		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY. DOCKET NO. 114596-03-4000		SERIAL NO. 09/385,394																																																																																
INFORMATION DISCLOSURE CITATION (Use several sheets if necessary)				APPLICANT John S. Yates, Jr., et al.																																																																																		
				FILING DATE August 30, 1999		GROUP ART UNIT 2183																																																																																
U.S. PATENT DOCUMENTS																																																																																						
<table border="1"><thead><tr><th>EXAMINER INTERNAL TRADEMARK OFFICE</th><th>DOCUMENT NUMBER</th><th>DATE</th><th>NAME</th><th>CLASS</th><th>SUBCLASS</th><th colspan="2">FILING DATE IF APPROPRIATE</th></tr></thead><tbody><tr><td rowspan="10">312005</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></tbody></table>								EXAMINER INTERNAL TRADEMARK OFFICE	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE		312005																																																																						
EXAMINER INTERNAL TRADEMARK OFFICE	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE																																																																																
312005																																																																																						
FOREIGN PATENT DOCUMENTS																																																																																						
<table border="1"><thead><tr><th rowspan="2"></th><th rowspan="2">DOCUMENT NUMBER</th><th rowspan="2">DATE</th><th rowspan="2">COUNTRY</th><th rowspan="2">CLASS</th><th rowspan="2">SUBCLASS</th><th colspan="2">TRANSLATION</th></tr><tr><th>YES</th><th>NO</th></tr></thead><tbody><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></tbody></table>									DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION		YES	NO																																																																					
	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION																																																																																
						YES	NO																																																																															
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Papers, Etc.)																																																																																						
<table border="1"><tbody><tr><td></td><td></td><td></td><td colspan="5">Intel Corporation, Intel Architecture Software Developer's Manual, Volume 1: Basic Architecture, pages 3-10 to 3-13, 7-1 to 7-3, 7-20 to 7-25; Volume 2: Instruction Set Reference, pages 3-60 to 3-65, 3-240 to 3-251; Volume 3: System Programming Guide, pages 11-1 to 11-3, 11-10 to 11-13, 14-1 to 14-3, 14-10 to 14-15 (1997)</td></tr><tr><td></td><td></td><td></td><td colspan="5">Intel Corporation, Pentium Processor Family Developer's Manual (1997), pages 1-1 to 1-6, 2-1 to 2-20</td></tr><tr><td></td><td></td><td></td><td colspan="5">Intel Corporation, Pentium Processor Family Developer's Manual (1997), vol. 3: Architecture and Programming Manual, pages 3-1 to 3-3, 3-10 to 3-13, 12-1 to 12-27, 14-1 to 14-30</td></tr><tr><td></td><td></td><td></td><td colspan="5"></td></tr><tr><td></td><td></td><td></td><td colspan="5"></td></tr><tr><td></td><td></td><td></td><td colspan="5"></td></tr></tbody></table>											Intel Corporation, Intel Architecture Software Developer's Manual, Volume 1: Basic Architecture, pages 3-10 to 3-13, 7-1 to 7-3, 7-20 to 7-25; Volume 2: Instruction Set Reference, pages 3-60 to 3-65, 3-240 to 3-251; Volume 3: System Programming Guide, pages 11-1 to 11-3, 11-10 to 11-13, 14-1 to 14-3, 14-10 to 14-15 (1997)								Intel Corporation, Pentium Processor Family Developer's Manual (1997), pages 1-1 to 1-6, 2-1 to 2-20								Intel Corporation, Pentium Processor Family Developer's Manual (1997), vol. 3: Architecture and Programming Manual, pages 3-1 to 3-3, 3-10 to 3-13, 12-1 to 12-27, 14-1 to 14-30																																																											
			Intel Corporation, Intel Architecture Software Developer's Manual, Volume 1: Basic Architecture, pages 3-10 to 3-13, 7-1 to 7-3, 7-20 to 7-25; Volume 2: Instruction Set Reference, pages 3-60 to 3-65, 3-240 to 3-251; Volume 3: System Programming Guide, pages 11-1 to 11-3, 11-10 to 11-13, 14-1 to 14-3, 14-10 to 14-15 (1997)																																																																																			
			Intel Corporation, Pentium Processor Family Developer's Manual (1997), pages 1-1 to 1-6, 2-1 to 2-20																																																																																			
			Intel Corporation, Pentium Processor Family Developer's Manual (1997), vol. 3: Architecture and Programming Manual, pages 3-1 to 3-3, 3-10 to 3-13, 12-1 to 12-27, 14-1 to 14-30																																																																																			
EXAMINER				DATE CONSIDERED																																																																																		

Not considered - no statement as required by 37 CFR 1.97(e) provided.




Sheet 2 of 2

FORM PTO-1449		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTORNEY DOCKET NO. 114596-03-4000	SERIAL NO. 09/385,394
<b>INFORMATION DISCLOSURE CITATION</b> (Use several sheets if necessary)				APPLICANT John S. Yates, Jr., et al.	
				FILING DATE August 30, 1999	
GROUP ART UNIT 2183					
<b>OTHER DOCUMENTS</b> (Including Author, Title, Date, Pertinent Papers, Etc.)					
		Brad Calder, Peter Feller, Alan Eustace, Value Profiling, Proceedings of 30th International Symposium on Microarchitecture (Micro-30), IEEE, pages 259-269 (December 1-3, 1997)			
		Compaq Computer Corp., Compiler Writer's Guide for the Alpha 21264 (1999) //ftp.digital.com/pub/Digital/info/semiconductor/literature/cmpwrgd.pdf			
		T.M. Conte, et al., "Accurate and practical profile-driven compilation using the profile buffer," Proceedings of the 29 <sup>th</sup> Annual International Symposium on Microarchitecture, Paris, France, pp. 36-45 (Dec. 1996)			
		T.M. Conte, et al., "Hardware based profiling: An effective technique for profile-driven optimization," International Journal of Parallel Programming, vol. 24, no. 2 (Feb. 1996)			
		T.M. Conte, et al., "Using branch handling hardware to support profile-driven optimization," Proceedings of the 27 <sup>th</sup> Annual International Symposium on Microarchitecture San Jose, CA (Dec. 1994)			
		J.S. Cox et al., "Commercializing profile-driven optimization," Proceedings of the 28 <sup>th</sup> Hawaii International Conference on System Sciences, vol. 1 Maui, HI, pp. 221-228 (Jan. 1995)			
		Dean, ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of-Order Processors," Proceedings of 30th Annual Intl. IEEE/ACM Symp. on Microarchitecture, pp. 292-302 (Dec. 1997)			
		R.E. Hank, et al., "Region-Based Compilation: An Introduction and Motivation" Proceedings of the 28th Annual International Symposium on Microarchitecture, pp. 158-168 (Dec. 1995)			
		Intel Corporation, Intel Processor Family Developer's Manual (1997), pages 1-1 to 1-6, 2-1 to 2-20			
		Intel Corporation, Intel Processor Family Developer's Manual (1997), vol. 3 (Architecture and Programming Manual), pages 3-1 to 3-3, 3-10 to 3-13, 12-1 to 12-27, 14-1 to 14-30			
		Kim and Tyson: Analyzing the Working Set Characteristics of Branch Execution, Proceedings of the 31st Annual ACM/IEEE International Symposium on Microarchitecture, pp. 49-58 (Dec. 1998)			
		Monica S. Lam, Robert P. Wilson, Limits of Control Flow on Parallelism, Proceedings of the 19th Annual International Symposium on Computer Architecture, p.46-57 (May 1992)			
		Larus and Schnarr: EEL: Machine-Independent Executable Editing, EEL: Machine-independent executable editing, In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), 1995			
		M. Lipasti and J. Shen. Exceeding the Data-Flow Limit Via Value Prediction, 29th International Symposium on Microarchitecture, pages 226-237, IEEE (Dec. 1996)			
		K.N.P. Menezes, "Hardware-based profiling for program optimization," Ph.D. thesis, Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, North Carolina (1997)			
		Peterson, "The Profile Naming Service," ACM Transactions on Computer Systems (TOCS), v.6 n.4, p.341-364 (Nov. 1988)			
		Veen: Dataflow Machine Architecture, ACM Computing Surveys vol. 18 no. 4 pp. 365-96 (December 1986)			
EXAMINER			DATE CONSIDERED		

27278863

Not Considered - no 37 CFR 1.97(e) statement provided.



FORM PTO-1449

U.S. DEPARTMENT OF COMMERCE  
PATENT AND TRADEMARK OFFICEATTY. DOCKET NO.  
114596-03-4000SERIAL NO.  
09/385,394

## INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

APPLICANT

John S. Yates, Jr. et al.

FILING DATE

August 30, 1999

GROUP ART UNIT

2183

## U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	6,363,336	03/26/2002	Banning	703	26	Oct. 13, 1999
	6,374,367	03/26/2002	Dean	714	37	Nov. 26, 1997
	6,374,369	04/16/2002	O'Donnell	714	38	May 21, 1999
	6,381,628	04/30/2002	Hunt	709	201	Nov. 20, 1998
	6,381,735	04/30/2002	Hunt	717	158	Nov. 20, 1998
	6,397,379	05/28/2002	Yates	717	140	Oct. 28, 1999
	6,405,327	06/11/2002	Sipple	714	39	Aug. 19, 1998
	6,453,292	09/17/2002	Ramaswamy	704	235	Oct. 28, 1998
	6,463,582	10/08/2002	Lethin	717	158	Oct. 21, 1998
	6,470,442	10/22/2002	Arimilli	712	32	Jul. 30, 1999
	6,470,492	10/22/2002	Bala	717	128	May 14, 1999
	6,473,846	10/29/2002	Melchior	711	170	Jun. 16, 2000
	6,477,683	11/05/2002	Killian	716	1	Feb. 5, 1999
	6,480,862	11/12/2002	Gall	707	3	Apr. 23, 1999
	6,496,922	12/17/2002	Borrill	712	209	Oct. 31, 1994
	6,496,923	12/17/2002	Gruner	712	213	Dec. 17, 1999
	6,549,930	04/15/2003	Chrysos	709	104	Nov. 26, 1997
	6,557,094	04/29/2003	Pechanek	712	209	Sep. 28, 2001
	6,560,693	05/06/2003	Puzak	712	207	Dec. 10, 1999
	6,571,331	05/27/2003	Henry	712	239	Apr. 3, 2001
	6,591,414	07/08/2003	Hibi	717	151	Oct. 3, 1997
	6,631,518	10/07/2003	Bortnikov	717	158	Mar. 19, 1997
	6,678,820	01/2004	Kahle	712	239	Mar. 30, 2000

## FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
	WO 99/08188 Kelly	02/18/1999	PCT/US	G06F	11/00		
RUE	WO 99/08191 Kelly	02/18/1999	PCT/US	G06F	12/00		

EXAMINER

Richard Ellis


DATE CONSIDERED

2/8/2005

RECEIVED

JUL 20 2004

Technology Center 2100



U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE <b>INFORMATION DISCLOSURE CITATION</b> (Use several sheets if necessary)	ATTORNEY DOCKET NO.	SERIAL NO.
	114596-03-4000	09/385,394
	APPLICANT	
	John S. Yates, Jr. et al.	
	FILING DATE	GROUP ART UNIT
	August 30, 1999	2183

### U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE

### FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO

### OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Papers, Etc.)

		✓	Magnusson and Werner, Efficient Memory Simulation in SimICS, Proceedings of the 28th Annual Simulation Symposium, IEEE, pp. 62-73 (1995).
RLE			K.N.P. Menezes, "Hardware-based profiling for program optimization," Ph.D. thesis, Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, North Carolina (1997)
		✓	Mueller, Rustagi and Baker: MiThOS - A Real Time Micro-Kernel Threads Operating System, IEEE Real Time Systems Symposium 1995, pp. 49-55 (1995)
		✓	Park et al., Evaluation of Scheduling Techniques on a SPARC-Based VLIW Testbed, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, pp. 104-113 (1997)
		✓	Parkinson and Parameswaran, Profiling in the ASP Codesign Environment, Proceedings of the 8th International Symposium on System Synthesis, Cannes, France, p.128-133 (Sept. 1995)
		✓	Rizvi et al., Execution-Driven Simulation of a Superscalar Processor, IEEE Proceedings of the 27th Annual Hawaii International Conference on System Sciences, pp. 185-194 (1994)

RLE			Veen: Dataflow Machine Architecture, ACM Computing Surveys vol. 18 no. 4 pp. 765-96 (December 1986)
-----	--	--	---

**RECEIVED**

JUL 20 2004

Technology Center 2100

EXAMINER <i>Richard Ellis</i>	DATE CONSIDERED <i>2/8/2005</i>
-------------------------------	---------------------------------



FORM PTO-1449	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTORNEY DOCKET NO. 114596-03-4000	SERIAL NO. 09/385,394
<b>INFORMATION DISCLOSURE CITATION</b> (Use several sheets if necessary)		APPLICANT John S. Yates, Jr. et al.	
		FILING DATE August 30, 1999	GROUP ART UNIT 2183

**OTHER DOCUMENTS** (Including Author, Title, Date, Pertinent Papers, Etc.)

		<del>Ammons, Ball and Larus: Exploiting Hardware Performance Counters with Flow and Context Sensitive Profiling. Proceedings of the ACM SIGPLAN 1997 Conference on Programming Language Design and Implementation, pp. 85-96 (1997)</del>
RCE		T.M. Conte, et al., "Accurate and practical profile-driven compilation using the profile buffer," Proceedings of the 29 <sup>th</sup> Annual International Symposium on Microarchitecture, Paris, France, pp. 36-45 (Dec. 1996)
RCE		T.M. Conte, et al., "Hardware based profiling: An effective technique for profile-driven optimization," International Journal of Parallel Programming, vol. 24, no. 2 (Feb. 1996)
RCE		T.M. Conte, et al., "Using branch handling hardware to support profile-driven optimization," Proceedings of the 27 <sup>th</sup> Annual International Symposium on Microarchitecture San Jose, CA (Dec. 1994)
RCE		J.S. Cox et al., "Commercializing profile-driven optimization." Proceedings of the 28 <sup>th</sup> Hawaii International Conference on System Sciences, vol. 1 Maui, HI, pp. 221-228 (Jan. 1995)
RCE		Dean, ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of-Order Processors," IEEE 1997, pp. 292-302
RCE		R.E. Hank, et al., Proceeding of the 28 <sup>th</sup> Annual International Symposium on Microarchitecture, pp. 158-168 (Dec. 1995)
		<del>Reiner W. Hartenstein, Jürgen Becker: Performance Analysis in CoDe-X Partitioning for Structural Programmable Accelerators; Proc. of 5th Int'l Workshop on Hardware/Software Co-Design CODES/CASHE '97, Braunschweig, Germany, p. 141 (March 1997)</del>
		<del>✓ Hollingsworth, Critical Path Profiling of Message Passing and Shared-Memory Programs, IEEE Transactions on Parallel and Distributed Systems vol. 9, no. 10, pp. 1029-1040 (October 1998)</del>
RCE		Intel Corporation, Intel Processor Family Developer's Manual (1997), pages 1-1 to 1-6, 2-1 to 2-20
RCE		Intel Corporation, Intel Processor Family Developer's Manual (1997), vol. 3 (Architecture and Programming Manual), pages 3-1 to 3-3, 3-10 to 3-13, 12-1 to 12-27, 14-1 to 14-30
		<del>✓ Jones, Puzzling with Microcode, ACM SIGARCH Computer Architecture News, vol. 11, no. 5, pp. 8-12 (1983)</del>
		<del>Kavi et al., A Performance Model for Soft Real-Time Systems, IEEE Proceedings of the 27th Annual Hawaii International Conference on System Sciences, pp. 571-579 (1994)</del>
RCE		Kim and Tyson: Analyzing the Working Set Characteristics of Branch Execution, Proceedings of the 31st Annual ACM/IEEE International Symposium on Microarchitecture, pp. 49-58 (Dec. 1998)
RCE		Larus and Schnarr: EEL: Machine-Independent Executable Editing, EEL: Machine-independent executable editing. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), 1995
RCE		M. Lipasti and J. Shen. Exceeding the Data-Flow Limit Via Value Prediction, 29th International Symposium on Microarchitecture, pages 226-237, IEEE (Dec. 1996)

EXAMINER

Richard Ellis

DATE CONSIDERED

2/8/2005

**RECEIVED**

JUL 20 2004